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Objectives of Tutorial
• Expose CAD developers and users to the rapidly 
growing field of parallel processing
• Explore various options for CAD application users 
in an integrated parallel CAD environment
• Expose parallel processing researchers to rich ap­
plication area
Program Overview
8:30-10:00 Parallel Computing and VLSI CAD
10:00-10:30 Coffee Break
10:30-12:00 Parallel Algorithms for Layout
12:00-1:30 Lunch Break
1:30-3:00 Parallel Algorithms for Simulation
3:00-3:30 Coffee Break
3:30-5:00 Parallel Algorithms for Synthesis/Test
2 Banerjee V "3 Banerjee
Parallel CAD Tutorial Parallel CAD Tutorialr
Outline
SESSION 1
A N  O V E R V IE W  OF
P AR ALLEL C O M P U T IN G  A N D  VLSI
C A D
• Motivation: Why Parallel CAD?
• Parallel Computing Options: Special-purpose, Genera - 
purpose
• Overview of Parallel Architectures and Program­
ming
i Banerjee V 5 Banerjee
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trallel Processing for VLSI C A D : W hy? VLSI CAD Overview
• Existing algorithms for VLSI CAD running on 
uniprocessors inadequate for future requirements
• Parallel Processing offers 10-30X more performance 
than best uniprocessors
-  Example: Parallel cell placement algorithm on 
hypercube gives 14 times speedup
• Parallel processing sometimes gives better quality 
results
-  Example: Parallel test generation gets higher 
fault coverage
• Parallel processing solves larger problem sizes
— Example: Parallel circuit extractor handles larger 
circuits
• Parallel processing has become affordable and avail­
able in recent years
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CAD Computing Requirements
• Logic Simulation
-  A 10 million gate system requires 1000,000 
gate evaluations per clock cycle assuming 10% 
activity
-  A 10 MIPS workstation can simulate 1 second 
of system operation (1 million clock cycles) in 
4 months
• Fault Simulation
-  Fault Simulation complexity increased by an­
other factor of N over logic simulation
• Cell Placement
-  Good Simulated Annealing Placement Program 
(Timberwolf6.0) needs 1 hour to place 3000 
cell circuit on a 10 MIPS workstation
-  Would need one week to perform task for cir­
cuit of 100,000 cells
Parallel Processing for CAD
• Parallel Processing is the Only Answer for the 
Tremendous Future computing requirements
• Large set of computational problems including 
many in CAD are inherently parallel in nature
• Rapidly growing parallel processing technology 
has recently become commercially available
• It is relatively easy to build hardware of systems 
with hundreds or thousands of processors and can 
theoretically achieve GFLOPS
• Hard problem: Design of Efficient Parallel Algo­
rithms
• The best sequential algorithm may not be the 
best parallel one
s' Banerjee 9 Banerjee
Parallel CAD Tutorial---------------------------------
Parallel processing options
• Network of workstations (lowest cost)
• Multiprocessor workstations ($60,000)
— DEC Firefly, Apollo DN 10000, Solbourne, Xe­
rox Dragon, SUN SPARCstation 20
• Shared memory multiprocessors ($200,000-400,000)
— Sequent Symmetry, Encore Multimax
• Distributed memory multiprocessors ($200,000- 
400,000)
— Intel iPSC hypercube, NCUBE
• Supercomputers ($5,000,000)
— Connection Machine CM-5, Intel Paragon, Kendall 
Squares KSR-1
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Hardware Accelerator Basics
• Remove extemporaneous software processes
• Customize architecture for a specific task
• Match intra-processor and inter-processor com­
munication to the algorithm
• Highest performance gain
• Technology and algorithms may change while ma­
chine built
• May be appropriate for Logic Simulation where 
algorithms are robust and unchanged
• For other applications, more general purpose ac­
celerators appropriate, e.g. MARS project (AT&T)
V n Banerjee




• Logic and Fault Simulation • Single Instruction Single Data (SISD)
— Zycad LE series, Daisy Megalogician, AT&T — Conventional computer
MARS, Silicon Solutions MACH 1000, Fujitsu 
SP, NEC HAL, IBM YSE/LSM
• Single Instruction Multiple Data (SIMD)
-  A central controller broadcasts same instruc-
• Routing tions to multiple processors executing on dif-
-  Distributed Array Processor (ICL), Wire Rout- ferent data
ing Machine (IBM) • Multiple Instruction Multiple Data (MIMD)
• Design Rule Checking -  Processors independently execute different in-
— Cytocomputer, Silicon Solutions FAST MASK structions on different data 
-  Shared Memory MIMD Multiprocessors
-  Distributed Memory MIMD Multicomputers
I T Banerjee 13 Banerjee
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Basics of Parallel Programming
• SIM D Programming
— Assume each processor executes same instruc­
tions
— Processors can sit out some instructions
• Shared Memory M IM D  Programming
— Assume each processor sees globally shared 
memory
— Processors communicate through shared vari­
ables, locks, barriers
• Message Passing M IM D  Programming
— Assume each processor has separate address 
space
— Processors communicate by sending messages
Data vs Functional Parallelism
• Data parallelism
— Create multiple identical processes and assign 
a portion of data to each
• Functional parallelism
-  Create multiple processes and perform differ­
ent operations on different portions of data
V 14 Banerjee J 15 Banerjee
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Data/Functional Parallel Examples
• Data parallel: C program loops where each it­
eration of a loop is independent and represents a 
simple statement and is executed on a different 
processor.
fo r  ( i= 0 ; i  < 1000; i++) 
a [ i ]  = b [ i ]  + c [ i ]  ;
• Functional parallel: Multiple C program loops 
which cannot be parallelized individually, but the 
different code blocks are independent, and are 
executed on different processors.
fo r  ( i= 0 ; i  < 10; i++) /*  b lock 1 * /
b [ i -1 ]  = b [ i ]  + c [ i ]  ;
fo r  ( j= 0 ; j  < 5; i++) /*  block n * /
a [ j - l ]  = a [ j ]  + d [ j ]  ;
Coarse grain vs Fine Grain
• Grain size categorizes amount of compute work 
done over independent subtasks in parallel
• Fine grain implies tens of instructions, e.g. state­
ments in programs
-  Each loop iteration of C program is executed 
on a different processor.
fo r  (i= 0 ; i  < 1000; i++) 
a [ i ]  = b [ i ]  + c [ i ]  ;
• Coarse grain implies thousands of instructions, 
e.g. functions or procedure calls in programs
-  Each group of loop iterations of C program 
representing complex sets of statements con­
taining function calls executed on different pro­
cessor
fo r  (i= 0 ; i  < 1000; i++) {
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Parallelization and Data Dependence
Consider the following loop of a C program.
f o r  ( i = 0 ;  i  < 1000; i+ + )  
a [ i ]  = b [ i ]  + c [ i ]  ;
If one unfolds the loops, the statements would be 
executed as follows.
a[0] = b [ 0 ]  + c [0] 
a [l]  = b [ l ]  + c [ l ]  
a [2] = b [2] + c [2]
a [ 9 9 9 ]  = b [9 9 9 ] + c [999 ]  ;
Each of these iterations can be executed in parallel.
18
Data Dependence
No Dependence: Run in parallel 
Consider sequence of statements.
S I:  X = K + 3;
S2: Y = Z * 5;
True Dependence:
Consider the following sequence of statements.
S I :  X = 3;
S 2 : Y = X * 4;
Anti-Dependence
Consider sequence of statements
S I:  Y = X * 4;
S 2 : X = 3;
Output dependence
Consider the following sequence of statements
S I: X = Y * 4;
S2 : X = 3;
19Banerjee Banerjee
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Basics of Parallel Algorithms Example Timecharts
Denote T =  time for the best serial algorithm 
Tp =  time for parallel algorithm using p processors
rr\
Speedup Sp =  jr
§
Efficiency or Utilization Ep =
If parallel algorithm is 100% efficient, then one ob­
serves linear speedups
Efficiency is practically never 100% due to
• Cost of synchronization or communication across 
parallel processors;
• Suboptimal load balance among parallel proces­
sors.
V Jo Banerjee
(d) No lynch con, poor load balance (c) Poor load balance, sync coil 10
• Case (a) represents serial time 100 units
• Case (b) represents perfect parallelization time 
25 units, speedup 4
• Case (c) representes perfect load balance but synch 
cost 10, hence speedup — 100/35 =  2.85
• Case (d) represents no synch but load imbalance, 
speedup =  100/40 =  2.5
• Case (e) represents load imbalance and synch cost, 
speedup =  100/50 =  2
-------------------------------------- 2 i----------------------Banerjee-------- J
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Load Balancing and Scheduling
• Prescheduling
• Static blockwise scheduling
• Static interleaved scheduling
• Dynamic scheduling





(c) Static interleaved scheduling (d) Dynamic scheduling
Banerjee
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Example Shared MIMD Shared MIMD Programming
• Sequent Symmetry Multiprocessor








Execute a subprogram in parallel
Set number of child processes
Return process identification number
Lock a lock
Unlock a lock
Check in at barrier
Increment shared global counter
V J  V
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Example Shared MIM D Program
Given sequential program
for (i=0; i < 100; i++) { 
a[i] = b[i] * c[i]
>
Static scheduled program
nprocs = get_num_procs() ; 
id = m_fork(nprocs); 
lb = id * 100 / nprocs; 
ub = (id +1) * 100 / nprocs; 
for (i = lb; i < ub; i++) { 




nprocs = get_num_procs(); 
id = m_fork(nprocs);
/* shared counter for next iteration */ 
global_i = 0; 
while (i < 100) { 
m_lock(); 
i = global_i; 
global_i = global_i + 1; 
m_unlock(); 
if (i <= 100)
a[i] = b[i] * c [i] ;
}
26 Banerjee 27 Banerjee J
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Send a message and wait for completion 
Send a message, do not wait 
Receive message, wait for completion 
Receive message, do not wait 
Obtain node id of calling process 
Obtain process id of calling process 
Obtain number of nodes in cube
Example Dist. MIMD Program
Given original sequential program
in t a [100] b[100] c [1 00 ];
main()
{
fo r ( i= 0 ; i  < 100; i++)
a [ i ]  = b [ i+ l ]  + b [ i ]  * c [ i ]  ;
}
Distributed memory program
in t a [25] b[26] c [2 5 ];
mainO
{
id  = mynodeO;
c s end(BTYPE,&b[ 0 ] ,4 , id+1,0 ) ; 
crecv(BTYPE,&b[2 5 ] ,4 ) ;  
fo r ( i= 0 ; i  < 25; i++)
a [ i ]  = b [ i+ l]  + b [ i ]  * c [ i ]  ;
30 Banerjee 31 Banerjee
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SIMP Architectures Example SIMP Architecture
Thinking Machines Connection Machine CM-2
V 12 Banerjee J V. 33 Banerjee J
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SIMP Programming Example SIMP Program
>v
shape: logically configure parallel data structun
with: select a current shape
where: select active processors
pcoord(): provide regular communication in grid
reduce(): perform reduction on parallel data
spread(): spreads result into parallel variable
Given sequential program
for (i=0; i < 100; i++) { 
if (c[i] ! = 0) {
a[i] = b[i] / c[i]
}
>
SIMD version of program
shape [100][100] s; 
float:s a,b,c;
with (s) 
where (c != 0) 
a = b / c;
V J  V J
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printf("Enter the number of intervals\n"); 
scamf ("*/.d",fcn);
computepi(n); /* call procedure to compute pi */
printf ("Value of pi is ,/,f\n",pi);
>
computepiO
h = 1.0 / n; 
sum = 0.0;
for (i=0; i < n; i++) { 
x = h * (i - 0.5); 
sum = sum + 4 . 0 / ( l + x * x ) ;
>
pi = h * sum;
V. JV 36 Banerjee 37 Banerjee
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Shared Memory MIMD Program
shared int n, global_i; 





printf("Enter the number of intervals'^"); 
scanf("%d",in);
printf("Enter the number of processors\n"); 
scanf ("*/.d",4nprocs) ;
global.i = 0; /* initialize global index */
pi = 0; /* initialize pi */
h = 1.0 / n; /* initialize h */
m_set_procs(nprocs); /* create nprocs parallel threads */
m_fork(computepi); /* compute pi in parallel */
m_sync(); /* wait for all threads to complete */





float sum, localpi, x;
sum = 0.0^  
while (i < n) { 
m_lock();
i = global_i; 
global.i = global_i + 1; 
m_unlock(); 
x = h * (i - 0.5); 
sum = sura +4.0/ (l+x*x);
}
localpi = h * sum; 
m_lock();
pi = pi + localpi; 
m_unlock();
>









nnodes » numnodesO; 




if (id == 0)




id = mynodeO; 
if (id == 0) {
printf("Enter number of intervals\n"); 
scanf (‘"/.d" ,*n) ; 
csend(NTYPE, An, 4, -1, 0);
}
else {








id = mynodeO ; 
nnodes = numnodesO; 
h = 1.0 / n;
JV. - Banerjee V 39 Banerjee
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sum = 0.0;
/* each processor computes bounds of pi computations */ 
lb = id * n / nnodes; 
ub= (id+ 1) * n / nnodes; 
for (i=lb; i < ub; i ++) { 
x = h * (i - 0.5); 
sum = sum +4.0/ (1 + x * x);
}






id = mynodeO; 
nnodes = numnodesO; 
if (id ! = 0) {




/* processor 0 receives local pi data from 
each processor and adds them +/ 
pi = localpi;
for (p = 1; p < nnodes; p++) { 
crecv(PITYPE,&tmp,4); 












doublers height, h, x, hsum; 
intrs mpoint;
mainO
h ■ 1.0 / n;
/* éin intrinsic function providing 
the self address of each processor */ 
mpoint = pcoord(0); 
x = h * (mpoint - 0.5); 
height = 4.0 / (1.0 + x * x);
/* syntax: reduce(dest, src, dim, combine, dest_index) */ 
reduce(fchsum, height, 0, ADD, 0); 
pi = [0]h * [0]hsum; 
printf ("'/.f \n" ,pi) ;
41 Banerjee
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Summary
• We have reviewed the basic forms of parallel pro­
cessing
• Discussed Shared MIMD, Distributed MIMD and 
SIMD parallel architectures and programming
• Described a simple parallel program in each model
• In remaining sections, we will look at parallel al­
gorithms for numerous CAD applications for each 
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SESSION 2
PARALLEL ALGORITH M S IN
VLSI LAYO U T SYNTHESIS
A N D  VERIFICATION
43 Banerjee
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Parallel Algorithms for Placement 
Parallel Algorithms for Routing 
Parallel Algorithms for Design Rule Checking 
Parallel Algorithms for Circuit Extraction
Banerjee
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VLSI Placement Problem
Standard Cell Layout
• Minimize cost function =  wirelength +  row over­
lap +  cell overlap









• Iterative Pair-wise Exchange
-  Simultaneously identify N /2 pairs of adjacent 
cells, exchange
-  Large degree of parallelism, poor quality, in­
teracting moves
• Simulated Annealing
-  Best quality of results, long runtimes
-  Can be parallelized, however interactions of 
moves
• Simulated Evolution
-  Evaluate cells for goodness, select bad cells for 
replacement, allocate displaced cells
-  Comparable quality to annealing, very parallel
V
-16 Banerjee
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Parallel Placement Approaches (Contd)
• Genetic Algorithms
-  Maintain population of cell configurations, crossover 
and mutate solutions
-  Inherently parallel, large memory and runtime 
requirements, average quality
• Hierarchical Decomposition
-  Partition chip into 2 x 2  quadrisection
-  Recursively solve 2 x 2  quadrisection problems
-  Pay attention to boundary values between sub­
solutions through recursive X-direction and Y- 
direction decompositions
-  Good speedups, but top decomposition takes 




Start with an initial placement solution (state) S ;
Set T  =  To (initial temperature);
REPEAT /*  outer loop * /
REPEAT /*  inner loop * /
Generate a move;
Select move (cell exchange or cell displacement type); 
IF displacement THEN 
Select random cell;
Move cell to random location;
IF exchange THEN
Select two random cells;
Exchange cell locations;
Move perturbs S to generate a new state, Sn;
Evaluate cost change A E — E(Sn) - E (S );
Decide to accept or reject move;
IF (A E  < 0 ) THEN 
Accept move;
ELSE IF random(0,l) < eAE'T THEN 
Accept move;
ELSE Reject move;
Update state if accept, i.e., replace S with Sn;
Increment moves_attempted;
UNTIL moves .attempted = max_moves; /*  inner loop * / 
Update T (control temperature);









— Decompose move evaluation into subtasks; ac­
celerate each move
— Static and dynamic approaches
Parallel evaluation of moves, accept only one
— Same convergence property as serial case, low 
speedups
Parallel evaluation of noninteracting moves
— Same convergence property as serial case, low 
speedups
Parallel evaluation of interacting moves





Move ny processor 2= P
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Shared MIMD Parallel Annealing
Procedure SM-PARALLEL-SA-NONINTER-LOCKCELL;
Start with an initial placement solution (state) S ;
Set T  =  To (initial temperature)
REPEAT /*  outer loop * /
REPEAT /*  inner loop * /
FORALL processors asynchronously in PARALLEL DO 
Generate a move;
Select move (cell exchange or cell displacement type); 
IF displacement THEN
Select random unlocked cell;
Lock cell and its neighbors;
Move cell to random location;
IF exchange THEN
Select two random unlocked cells;
Lock cells and its neighbors;
Exchange cell locations;
Evaluate cost change A E — E(Sn) - E(S);
Decide to accept or reject move;
IF (A E  j 0 )
THEN Accept move;
ELSE IF random(0,l) eAE/T 
THEN Accept move;
ELSE Reject move;




UNTIL moves .attempted =  max_moves; /*  inner loop * / 
Update T (control temperature);
UNTIL termination condition; /*  end outer loop * /
End Procedure
J
Dist. MIMD Parallel Annealing
P rocedure DM-PARALLEL-SA-INTERACTIVE-DOMAIN]
Partition chip area by rows; processors own row partitions;
Ownership of cells by processors owning row partitions;
Generate initial placement 5, set T  =  To;
REPEAT /*  outer loop * /
REPEAT /*  inner loop * /
FORALL processors in PARALLEL DO
FOR each unique pairing of processors DO
Identify processor pairs for various dimensions of hyper cube; 
Each processor-pair generates a move cooperatively;
Select move (cell exchange or displacement);
IF intra-processor displacement THEN 
Select a random cell;
Move to random location within processor region;
IF inter-processor displacement THEN 
Select a random cell;
Move to random location within processor pair region; 
IF intra-processor exchange THEN
Select two random cells within processor;
Exchange cell locations;
IF inter-processor exchange THEN
Select two random cells within processor pair;
Exchange cell locations;
Each processor pair accepts/rejects on own cost;




UNTIL moves-attempted =  max_moves; /*  inner loop * /
Update T (control temperature);
UNTIL termination condition; /*  end outer loop * /
End Procedure
V 51 Banerjee 52 Banerjee
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Distributed Memory MIMD PSA
• Cost function =  wirelength +  row overlap +  cell 
overlap
• Row partitioning eliminates errors in last two items
• Error in wirelength computation minimized by 
cell coloring
-  If two cells connected, assign different colors
-  At a time, move cells of same color, noninter­
acting
• Need not broadcast after every parallel move, in­
crease speedup
• Maintain prob. acceptance within 5% of serial; 
when E > T/20, then update
• Results on Intel iPSC hypercube show speedups 
of 12 on 16 processors with good convergence
---------------------------------------5 3----------------------Banerjee--------
SIMP Parallel Simulated Annealing
• A single global description of the state is main­
tained across all the processors
• View connection as array of processors
• Comprises two data structures, one for nets and 
the other for cells
• The head processor in the sequence contains gen­
eral information about the cell, while the second, 
third and fourth processors contain position in­
formation.
• After the fourth processor comes a processor for 
each terminal on the cell, which contains the po­
sition of the terminal with respect to the center 
of the cell
• A sequence of terminals is used to represent each 
net. The head processor contains general infor­
mation about the net, while the processors that 
follow contain the absolute position of each ter­
minal on the net, one terminal per processor.
Banerjee
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SIMP Parallel Annealing (Contd)
• Parallel algorithm selects approximately half the 
head cell’s processors
• These processors consider moving their cells to a 
new location by either an exchange or a displace­
ment
• All processors simultaneously compute the change 
in the cost function associated with the current 
move, each move assuming that the other cells 
are fixed
• Since algorithm stores a single description of the 
state across the machine, it ensures that after 
each iteration the state description is correct.
• During each iteration, however, the simultaneous 
movements of cells introduces an error.
• Algorithm implemented on Connection Machine 
CM-1




• Novel optimization based on natural selection: 
evolve from one generation to next, fitter cells 
survive
• Evaluate all cells in current positions using good­
ness measure (ratio of precomputed best bound­
ing box to current bounding box for each net)
• Select cells randomly for replacement biasing on 
goodness values
• Allocate cells in new locations
• Temporary errors still maintained convergence to 
within 2% of serial algorithm
-------------------------------------- 5 5----------------------Banerjee------ 56 Banerjee
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Parallel Simulated Evolution
• Partition rows of cells among processors using 
two patterns
• Each processor performs evaluate, select, allocate 
on own region for each pattern
• Broadcast cell positions between patterns
• Implemented on network of workstations and In­




Dist. MIMD Simulated Evolution
Procedure DM-PARALLEL-SIMULATED-EVOLUTION-DOMAIN;
Start with an initial placement of cells;
Partition the chip area among processors by rows;
Ownership of cells by processors owning chip subregions;
REPEAT /*  outer loop * /
FORALL processors in PARALLEL DO
Broadcast current cell positions to all processors;
Start partitioning pattern 1 
FOR each cell in the chip DO
Evaluate goodness of cell using cost function;
FOR each cell in the chip DO
IF random(0,l) > goodness of cell;
THEN select cell, place in queue for new allocation; 
FOR each cell in allocation queue DO 
Allocate cell in empty locations;
Broadcast current cell positions to all processors;
Start partitioning pattern 2 
FOR each cell in the chip DO
Evaluate goodness of cell using cost function;
FOR each cell in the chip DO
IF random(0,l) > goodness of cell
THEN select cell, place in queue for new allocation; 
FOR each cell in allocation queue DO 
Allocate cell in empty locations;
END FORALL
UNTIL (termination condition); /*  end outer loop * /
End Procedure
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Unrestricted routing: maze routing
6 c X X X X
C X X X X
< X X X X
7 - \
V
Restricted routing: channel routing





2 J J J 5 2 6 8 9 8 7 9  
(b) POSSIBLE ROUTING
• Parallel maze routing using area decomposition
— Partition area, perform maze routing on sub- 
regions
— Guaranteed to find optimal route for two ter­
minal net
— Solution dependent on order of net selection, 
route of one net acts as obtacle of future nets, 
eliminate by rip-up-reroute
— Large memory and computation requirements
— Inherently parallel, good speedups
• Parallel line routing using area decomposition
— Similar to above except expands along one di­
rection (line)
— Solution not optimal, but less runtime
V J
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Parallel Channel Routing
• Parallel channel routing using greedy (column­
wise decomposition)
-  Channel routing handles simultaneously all nets
-  Columnwise decomposition not independent hence 
need to iterate among subsolutions, sometimes 
use 45 degree crossover at boundaries
• Parallel channel routing using simulated anneal­
ing (rowwise decomposition)
-  Will find optimal solution, parallel algorithm 
exists
-  Large runtimes for serial case, much more than 
good serial heuristics
• Parallel channel routing using hierarchical decom­
position
-  Decompose M x N  channel into a 2 x N  routing 
problem
-  Recursively solve 2 x  N  problems
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Dist. Mem. MIMD Maze Routing
Procedure DM-PA RA LLEL-MA ZE-ROUTING] 
Grid Partitioning and Mapping
Partition the n x n routing grid into P parts;
Assign one partition to each of P processors;
Front Wave Expansion
REPEAT
FORALL processors in PARALLEL DO
Each processor maintains a queue of front wave cells 
that are in its grid partition;
Each grid cell on the current wave is expanded 
(cells to its north, south, east, west are examined);
Some of these cells are in the processor’s grid partition 
while others are in the grid partition of other processors; 
Expansion may require communication with other processors; 
All communication requests are saved;
Inter processor communication.
Each processor sends its communication packets 
to the destination processor;
Process communication packets.
Each processor examines the packets its receives 
and labels the front wave contained in these packets;
END FORALL
UNTIL either the target cell is reached or 
the new front wave has no cells in it;
Path Trace Duck and Sweeping.
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FORALL processors in PARALLEL DO
Set label number initially to the search number 
of the front wave expansion;
REPEAT with reduced label numbers
Reverse wave expansion
Starting from the target cell begin expanding 
in all four directions;
Identify cell of label one lower than present;
Store that pair of cells as a path segment;
Inter processor communication
Each processor sends its communication packets of 
path segments when it crosses processor grid boundaries; 
For each cell in path segment, label cells as 
blocked for future nets;
UNTIL start cell is reached;
END FORALL
End Procedure
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Dist. Mem. MIMD Chan. Routing
Procedure DM-PARALLEL-CHANNEL-ROUTING-SA,
Start with an initial routing solution (state) 5;
Partition channel area by tracks and perform row mapping;
Assign channel subregions to processors;
Ownership of nets by processors owning channel subregions;
Set T =  To (initial temperature);
REPEAT /*  outer loop */
REPEAT /*  inner loop * /
FORALL processors in PARALLEL DO
Identify processor pairs for various dimensions of hypercube; 
Each processor-pair generates a move cooperatively;
Select move (net exchange or net displacement type);
IF intra-processor displacement THEN 
Select a random net;
Move to random track within processor region;
IF inter-processor displacement THEN 
Select a random net;
Move to random track within processor pair region; 
IF intra-processor exchange THEN
Select two random nets within processor;
Exchange net tracks;
IF inter-processor exchange THEN
Select two random nets within processor pair; 
Exchange net tracks;
Each processor pair accepts/rejects move on own cost; 
Broadcast updated net locations;
END FOR
Increment moves_attempted;
UNTIL moves-attempted =  max_moves; /*  inner loop * /
Update T (control temperature);
UNTIL termination condition; /*  end outer loop * /
End Procedure
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Global Routing Problem
Routing problem for standard cells
Global Routing Cost model
• Hij, contains the number of wire routes that pass 
horizontally through the channel i in routing grid
h
• Cost of a path P  =  UpHij +  v x C, where C  is 
the number of cell rows crossed
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Parallel Global Routing
• Parallel global routing using graph expansion ap­
proach
-  Based on maze routing algorithm, expand each 
cell in 4 directions until target reached
-  Extended to cheapest path route instead of 
shortest path
-  Optimal global route for 2 terminal net, but 
dependent on net order selection
-  Avoided by rip-up-reroute
• Iterative Improvement approach
-  Based on previous graph based method
-  Restrict net placements to L-shaped or Z-shaped 
nets, not all routes examined
-  Not optimal, but excellent results obtained through 
rip-up-reroute
• Hierarchical Decomposition approach
-  Partition N x M  global routing into 2 x 2  rout­
ing problem
-  Solve problem recursively, paying attention to 
boundary conditions of subsolutions







• Each wire separately routed in parallel using re­
shaped or Z-shaped routes
• Update cost array when net routed, cost reflected 
in future net routes
• Algorithm implemented on Encore Multimax shared 
memory multiprocessor
• Gave speedups of 10-13 on 15 processors with 3- 
5% degradation in routing quality
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Shared MIMD Parallel GR Program
Procedure SM-PARALLEL-ROUTING-ITERATIVE- WIREBASED;
Read in circuit description and wires;
Create shared cost array;
Partition chip into regions;
Assign regions to processors;
Assign wires to processors by geographic assignment 
depending on location of leftmost point of wire;
Assign wires to task queues of processors using assignment;
REPEAT rip-up-reroute cycle
FORALL processors in PARALLEL DO 
WHILE NOT DONE DO
WHILE current task queue not empty DO 
Pick up next wire from task queue;
Route wire;
Update shared cost array;
END WHILE 
IF own task queue empty 




Rip up some wires;
Place wires on task queues of processors; 
by geographic assignment;
UNTIL convergence of rip-up-rereoute
End Procedure
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Pist. MIMD GB. Iterative Dist. MIMD GR Program
• Partition wires to processors Procedure DM-PA RA LLEL-RO U TING-ITERA TIVE- WIRE BASED;
• Copy of cost array on each processor
• Ownership of subregions by processors
• Each processor routes own wire
• If routing extends to other processor region, sender 
or receiver initiated update messages of costs
• Implemented on Intel iPSC hypercube
Division of cost array among processors
Banerjee
Read in circuit description and wires;
Create cost array;
Partition chip and cost array into regions;
Assign regions and cost array sections to processors;
Each processor owns subarray but copy of whole array;
Assign wires to processors by geographic assignment 
depending on location of leftmost point of wire 
if cost of wire less than a threshold, otherwise 
dynamic wire balancing 
Assign wires to task queues of processors;
REPEAT rip-up-reroute cycle
FORALL processors in PARALLEL DO 
WHILE NOT DONE DO
WHILE current task queue not emptj- DO 
Pick up next wire from task queue;
Route wire;
Compute delta cost array;
Send/Receive update messages to other 
processors of delta costs using 
sender/receiver initiated methods; 
Update cost array 
END WHILE
IF own task queue empty THEN
Pick next wire from central wire queue;
END WHILE 
END FORALL 
Rip up some wires
Place wires on task queues of processors by geographic assignment 
UNTIL convergence of rip-up-rereoute 
End Procedure
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Scan line algorithm takes 0(N  log N)
Parallel Design Rule Checking
• Data parallel area decomposition on flattened lay­
outs
— Partition chip area, perform DRC on parti­
tions
— Inherently parallel, good speedup
— Sequential algorithm takes more time than hi- 
erachical
• Hierarchical decomposition on hierarchical lay­
outs
— Algorithm exploits hierarchy, avoids redundant 
work
— Perform DRC within each cell and between 
cells
— Dependent tasks, average speedups
• Functional decomposition
— Each design rule on entire mask is separate 
task
— Dependencies among tasks due to intermedi­
ate layers
V .
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Data Parallel PRC
Design Rule Interaction Distance (DRID
Removing error reports from overlap regions
incorrectly
checked
1 correctly * checked
incorrectly
correctly m checked jC
checked
correctly correctly
* checked - checked
r
Disi. MIMD Parallel PRC
Procedure D M - P A R A L L E L - D R C - A R E A ;
Read flattened mask layout;
Partition mask layout description by vertical slices 
using an overlap of DRID on each partition;
FORALL processors in PARALLEL DO
Perform design rule checking on own partition
Use polygon, or pixelmap or scanline edge-based method; 
Report errors for partition;
END FORALL
End Procedure
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Functional Parallel PRC
• Each design rule to be checked on entire mask 
forms a task
• Some design rules involve creation of intermedi­
ate layers, hence dependent tasks
• Map each task on separate processor (static or 
dynamic scheduling)
DRC data dependency graph mapping on 4 processors
Heuristic Height Size
Processor A B C D A B c D
time = 1 1 ,
time = 2 2 4 5 6 2 3 4 5
time -  3 3 10 6 7 8 9
lime — 4 7 8 9 11 10
time = 5 12 11
time = 6 12
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Dist. MIM D Parallel DRC Program
Procedure D M - P A R A L L E L - D R C - F V N C T I O N A L ;
Read mask description;
Assign one processor as Master and P-1 as Slaves;
FORALL processors in PARALLEL DO 
IF Master process THEN 
Read design rules;
WHILE there are design rules left to be checked DO 
Pick design rule that is not dependent on any
other design rule that has not yet been checked;
Create a DRC task on entire mask;
Insert DRC task into task queue of particular
Slave processor using static scheduling heuristics;
IF any DRC tasks completed by any Slave 




IF Slave process THEN 
WHILE NOT DONE DO
WHILE there are tasks in the task queue DO
Pick a DRC task from task queue if data dependencies met; 
Read flattened mask layout;
Perform design rule checking on entire mask for that rule 
Report errors;










Layout and extraction of CMOS Inverter
• Sequential extraction based on scanline algorithm 
0 (N  log N) time
• On each scan line stop check overlap among all 
rectangles in electrically connecting mask layers
• If intersection forms devices, identify devices (tran­
sistors)
• If connected, mark as connected component
• Collect all rectangles on connected component, 
label global number to net






• Parallel algorithm based on data parallel area de­
composition
— Partition area of chip, perform local extrac­
tion, merge results
— Inherently parallel, large speedups
• Parallel algorithm based on hierarchical decom­
position
— Algorithms exploits hierarchy of circuit, aviods 
redundant work
— Each cell extracted only once
— If some cells large, load imbalance problems
V.
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Data Parallel Extraction
Decompose given area by equal area or equal num­
ber of rectangles
2 6 14 10
3 7 15 11
1 5 13 9









Data Parallel Extraction (Contd)
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Perform global extraction
• Perform parameter extraction in parallel on dif­
ferent nets
Break up long nets into short nets
82 Banerjee
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Dist. M IM D Parallel Extraction
Procedure DM-PARALLEL-NETLIST-DATA;
Read flattened mask layout;
Partition mask layout description by 
(1) rectangular area (2) rectangular points 
(3) slice area (4) slice points;
Assign partitions of mask rectangles to processors;
Rectangles touching borders of regions assigned to both processors; 
FORALL processors in PARALLEL DO
Perform Boolean operations to derive new layers;




FORALL processors in PARALLEL DO
FOR log(P) stages in P processor machine DO 
Identify neighbor processor in current stage;
Merge LCS sets across processors in pair;
Create an extended region of local connected sets;
Create new border segments of extended region;
END FOR 
END FOR ALL 
Global netlist extraction 
FORALL processors in PARALLEL DO
FOR each global connected component owned by processor DO 
Report net for component;








• Remove overlaps among hierarchical cells
• Create a task for extracting each cell
• Insert in central queue from which processors will 
take tasks and execute
• Problem: What if some cells very large?
• Run each cell on j  processors, but have sublinear 
speedups
• Use partitionable independent task schedule
• Implemented on Encore shared memory multi­
processor obtained speedups of 7 on 8 processors
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artitionable Independent Task Scheduling
Given n tasks with estimates of execution times,
T*
• Each task can run on many processors in parallel 
with sublinear speedups; use estimated speedups 
G i ( j )  running on j  processors
• Schedule them on p processors to minimize exe­
cution time
Shared MIM D Hierarchical Parallel PRC
Procedure SM-PARALLEL-NETLIST-HIERARCHY;
Read hierarchical circuit description;
Perform overlap analysis and transformation;
IF two cells overlap
THEN Flatten those cells;
FOR each hierarchical independent cell DO
Obtain estimate of extraction time by counting rectangles; 
ENDFOR
Obtain Partionable Independent Task Schedule;
Determines how many processors should execute 
each task in parallel;
FORALL processors in PARALLEL DO 
WHILE there axe cells to extract DO
Determine which processors will partipate in extraction;
WHILE all processors in schedule not free DO 
Wait for them to be free;
END WHILE
Perform parallel netlist extraction among P processors




Example Problem and Scheduling Algorithm
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Summary
• Reviewed parallel algorithms for placement, rout­
ing, design rule checking and extraction
• Many more algorithms exist
• The algorithms described handle simple cases whereas 
sequential software handles complex cases
• Sequential algorithms keep improving in runtime 
and quality
• Need parallel algorithms that can interface to im­
provements in sequential algorithms
• Parallel algorithms are often targeted for specific 
architectures, e.g. hypercubes
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SESSION 3
PARALLEL ALG O RITH M S IN 
CIRCUIT A N D  LOGIC  
SIM ULATION




• Parallel Algorithms for Logic Simulation
— Compiled simulation
— Event-driven simulation
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Circuit Simulation Problem
93








=  -gi(vi ( t )  -  Vi7i(t)) -  g2 (vi(t) -
~V2(t)) -  93((vi(t) -  V3(t))
=  - M t ) )
C3-TT =  ~93(v3(t)
• In general, the system of n equations that result 
have the following form:
dq(v(t),u(t))
dt =  S(v(i),w(<))
• Solve for voltage v(t) at all nodes using numerical 
methods
Direct Method of Circuit Simulation
• Use numerical integration to formulate equations, 
where solve for unknown v(t-fh)
q(y ( t +  h),u(t +  h) -  q(v(t), u{t))
=  0.5h[g(v(t +  h), u(t +  h)) +  g{v(t), u(t))] ‘
• Solve nonlinear set of equations F(x) =  0 by Newton- 
Raphson method
JF(vk(t+h))[vk+1(t+h)—vk(t+h)] =  — F (vk(t+h))
where Jp is the Jacobian matrix
• First step comprises model evaluation or Load 
phase
• Next step is solution of sparse linear system of 
equations phase
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Parallel Model Evaluation
Model Evaluation Involves Loading Matrix and Vector
X X XXX X X XX X X
x X ♦ X X 
X X X X
X X X
4
Templates for Parallel Model Evaluation
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Shared MIMD Model Evaluation
• One lock for entire matrix
• One lock for each row of matrix




Partition circuit elements among processors;
Create shared Jacobian matrix and RHS vector;
FORALL processors in PARALLEL DO
WHILE there are elements in own queue DO 
Pick next circuit element;
Determine element contribution on Jacobian matrix; 
Update local copy of Jacobian matrix and RHS vector; 
END WHILE
Accumulate local copies of Jacobian matrix and RHS vector 
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Parallel Solution of Equations
Procedure L U-FA CTORIZATION-SO URCE;
FOR k =  l ,n  DO
FOR j  =  k +  1, n such that a kj  ^  0 DO 
akj =  akj/akk\ /* Normalize * /
END FOR
FOR i =  k +  1, n such that a,* ^  0 DO 
FOR j  =  k +  1, n such that ^  0 DO 





• Operation based decomposition
• Row level operation based decomposition
• Pivot based decomposition
V J
Element Level Parallelism
J  1 J 4 S I  
X X  X
X X 
X X
X X X X
Sparse matrix with fill-ins
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List of element-level operations
Task graph for element-level operations
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Row-level Parallelism Shared MIMD Row-level Parallel
Sparse matrix with fill-ins
1. N I: Norman» Row I
2. U12: Update Row 2 Ualng Row I
3. Ul 5: Update Row 3 Ualng Row I
4. N2: Normalst Row 2
5. U25: Update Row S Ualng Row 2
$. N3: Norm allia Row 3
7. U34: Update Row 4 Ualng Row 3
S. U36: Update Row t  Ualng Row 3
9. N4: Normal!» Row 4
10. U4S: Update Row i Ualng Row 4
11. U46: Update Row (Ualng Row 4
12. NS: Normali» Row S
13. US(: Update Row 6 Ualng Row S
List of row-level operations
Task graph of row-level operations
Procedure SM-PARALLEL-LU-FACTORIZATION-ROW;
Read in matrix elements and RHS vector; note sparse entries; 
Perform symbolic evaluation of row-level updates below;
FOR k =  l ,n  DO
FOR j  =  k +  1, n such that 0 DO 
Normalize row k;
—• &kj / ^kk)
END FOR
FOR t =  k +  1, n such that a,* ^  0 DO 
FOR j  =  k +  l,7i such that a j^ ^  0 DO 
Update row i;




Create a row-level task node for every row-level update;
Levelize the task graph;
Partition tasks of task graph onto processors statically;
FORALL processors in PARALLEL DO 
FOR each level L in task graph DO
WHILE there are tasks in processors queue at level L DO 
Pick next task at level L;
Since row is sparse, scatter row elements into vector; 
Execute all row operations in vector form;
Gather row from vector form to sparse form;
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Bordered Block Diagonal and Nested BBD form
V
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Wavefrom Relaxation Method
• Use relaxation techniques at the differential equa­
tion solution level to the system of equations
• Relaxation variables are voltage waveforms that 
are functions of time
• In each iteration entire waveforms are computed 
for each variable
• Circuit is partitioned into DC-connected subcir­
cuits







Gauss-Jacobi relaxation algorithm 
vk+l =  f ( v k, ^ , u , t )
• Gauss-Seidel waveform relaxation method uses a 
combination of results from current and previous 
iterations
v
• Gauss-Seidel algorithm forces an ordering of the 
analysis and some serialization among sub-circuits
• It requires all sub-circuits to be leveled and or­
dered based on their level (starting from primary 
inputs at level 0), i.e. all level i subcircuits must 
be analyzed before any level i -h i  sub circuit,
Too Banerjee V 101 Banerjee













Gauss-Seidel task precedence graph
Iteration 1 Iteration 2
Gauss-Jacobi task precedence graph
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Shared MIMD Waveform Relax
Procedure SM-PARALLEL- WA
Read in circuit description;
Partition circuit into subcircuit;
Create shared data structure representing voltage waveforms;
Guess initial values of all nodes voltages on all time steps;
REPEAT
FORALL processors in PARALLEL DO
WHILE there are subcircuits to be processed DO 
Pick subcircuit;
Read input waveforms for all input nodes to subcircuit;
(voltages for all input nodes for all time steps)
FOR each time step DO 
Solve subcircuit;
Update output waveform for output nodes of subcircuit;
(voltages for all output nodes for all time steps);
IF output waveform of output nodes changed
THEN Schedule this subcircuit for another evaluation; 
END WHILE 
END FORALL
UNTIL waveforms of all nodes converge;
End Procedure
• Implemented on 8 processor Alliant F X /8 shared 
memory multiprocessor
• Gauss-Jacobi was two times slower on one pro­
cessor than Gauss-Seidel
• Gauss-Jacobi faster than Gauss-Seidel beyond 4 
processors, speedups of 7 on 8 processors
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Dist. MIM D Waveform Relax
Procedure DM-PARALLEL- WAVERELAX-FULL;
Read in circuit description;
Partition circuit into DC connected subcircuit;
Allocate partitions statically to processors;
Create data structures representing voltage waveforms 
on each processor for owned nodes;
Guess initial values of all nodes voltages on all time steps;
REPEAT
FORALL processors in PARALLEL DO
FOR all subcircuits owned by processor DO 
Pick subcircuit;
Receive input waveforms for all input nodes to subcircuit; 
FOR each time step DO 
Solve subcircuit;
Update output waveform for output nodes of subcircuit; 
Send output waveforms to processors needing them;
IF output waveform of output nodes changed
THEN Schedule this subcircuit for another evaluation; 
END WHILE 
END FOR ALL
UNTIL waveforms of all nodes converge;
End Procedure
Implemented on 256 processor VICTOR message 
passing computer at IBM
Gauss-Jacobi implemented, gave speedups of 100 
on 256 processors
Massively Parallel Approach
• Use nonlinear relaxation to solve 
d
dt
q(v(t),u(t)) =  - f ( v ( t ) ,u ( t ) )
• For each time step, an initial guess of the voltages 
at the present time point is made on the basis of 
the voltages of the previous time points.
• The nonlinear set of equations
•••.«?»- . v « -1) =  0
are repeatedly solved for each voltage vf using 
the Newton-Raphson method until the relaxation 
iteration has converged.
• After the relaxation iteration has converged, vf 
becomes the new voltage at time t +  h, and one 
can advance to the new time step.
• Each of the node voltages can be solved for inde­
pendently, hence in parallel.
• Massively parallel SIMD implementation on Con­
nection Machine CM-2, speedups of 8 over work­
station reported
V 104 Banerjee 105 Banerjee
Paralle l CAD Tutorialr Parallel CAD Tutorial
SIMP Parallel Nonlinear Relax
© © ®MVd M2_d M3_. _£!.♦ V « /  UT4 C2> U4j M» t  fcMd 1» d O *
IlJrji I 1
Example circuit and mapping on SIMD
P rocedu re SIMD-PARALLEL-NONRELAX-POINT;
Map each circuit device and circuit node on different processor; 
REPEAT Gauss-Seidel iteration
FORALL processors in PARALLEL DO 
Select processors that own circuit nodes
Send (voltages) to processors owning devices;
FOR each device in circuit DO
Select processors owning circuit devices;
Evaluate the device model;
END FOR
Select processors owning circuit devices;
Send responses to processors owning circuit nodes; 
Select processors owning circuit nodes 







• Given description of logic circuit, gates and con­
nections
• Given input data to be simulated and initial mem­
ory states
• Simulate circuit at logic level assuming some de­
lay models
• Two methods are commonly used
— Compiled simulation: simulate all gates at all 
time steps
* Scheduling no problem, done aat compile 
time, very fast
* Possibly redundant computations
-  Event-driven simulation: simulate gates whose 
inputs are changing at this time step
* Avoids redundant computations
* Scheduling cost at runtime
V
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Compiled Logic Simulation
ORDER OF EVALUATION: G1; G2; G3; G6; G4; GS; G7; G8; G9; G10
• Given network is levelized
• All logic gates at a level simulated before going 
to next level
Procedure COMPILED-LOGIC-SIMULATION;
Read in the initial value of each lines;
Read in next input vector and update values;
FOR each new input data DO
FOR each level of logic circuit DO 
FOR each gate in level DO
Execute compiled code for gate, i.e. simulate logic;
END FOR 
END FOR
IF new value of outputs of feedback 
lines same as old value 
THEN output results;
ELSE set new input value of inputs of feedback lines 
same as new outputs;
END FOR 
End Procedure
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ORDER OF EVALUATION: G1; G2; G3; G6; G4; G5; G7; G8; G9; G10
• Gates are evaluated when there are events, i.e. a 
change in value of signal
• When an event i is simulated, and it is deter­
mined that its output line j  has changed state, 
then line j  has to be scheduled to change at time 
tcurrent +  A where A is some appropriate delay 
value of the gate.
• Can be handled by a time wheel





FOR each input vectors to be simulated DO 
Process new inputs;
Update input nodes;
Schedule connected elements on timing wheel;
WHILE (elements left for evaluation) DO 
Evaluate element;
IF ( change on output )
THEN update all fanout nodes and schedule 




• Typically, circuit activity is about 5-10%, hence 
great savings in runtimes
• Can simulate circuits with feedback paths
• Can handle arbitrary delays
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Parallel Logic Simulation
• Functional parallelism
— Break up functions of logic simulation into sub­
tasks, execute on different processors
— Grain size of tasks too small to be useful on 
general purpose parallel processors, used in 
hardware accelerators, e.g. MARS
• Input data parallelism
— Partition input data set into groups, simulate 
each set of inputs on entire circuit on different 
processor
— Applicable to combinational circuits, unit de­
lay models only
• Circuit parallelism for compiled simulation
V
— Partition circuit into subcircuits, simulate each 
subcircuit on different processor using com­
piled technique, compile communication as well
Method suitable for SIMD massively parallel, 
but inherently slower than event driven, used 
in YSE
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Parallel Logic Simulation (Contd)
• Circuit parallelism for event-driven simulation
-  Synchronous approach
* All nodes at given time point evaluated be­
fore proceeding
* Not much parallelism exists per time step 
in problem
— Asynchronous approach
* Different portions of circuit allowed to eval­
uate upto different points of time
* Conservative methods
• Simulate subcircuits safely as much ahead 
in time without violating causality
• Average parallelism, deadlock problem
* Optimistic methods
• Simulate subcircuits ahead in time, if causal­
ity error, rollback
• Maximum parallelism, complex control
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Circuit Partitioning Approaches
Partition logic circuit by random, natural, input 
cones, output cones, strings, levels, etc.
Each processor simulates each partition of circuit
Natural partitions =  [1,5,9,13][6,10,14,15][2,7,11,16][3,8,4,12] 
• Level partitions =  [1,2,3,4][5,6,7,8][9,10,11,12][13,14,15,16] 
Fan-Out Cones =  [1,5,6,9,13][2,7,10,H,14,15][3,8][4,12,16] 
Fan-in Cones =  [13,9,5,1][14,10,6,7,2][15,7,2][16,11,12,8,3>4] 
Strings =  [13,9,5,1][14,10,6][15][16,11,7,2][12,8,3][4]
113 Banerjee
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Shared M IM D Compiled Simulation
Procedure SM-PARALLEL-COMPILED-LOGIC-SIMULATION-CIRCUIT;
Read logic circuit;
Partition logic circuit using heuristics;
Assign one subcircuit to each processor;
FORALL processors in PARALLEL DO 
FOR each time step DO
IF processor owns some primary inputs 
THEN Read inputs for current time;
Process new inputs;
FOR each level of logic circuit DO
FOR each gate in level owned by processor DO
Execute compiled code for gate, i.e. simulate logic; 
END FOR 
END FOR
IF new value of outputs of feedback 
lines same as old value 
THEN output results;
ELSE set new input value of inputs of feedback lines 
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Massively Parallel SIMP Simulation
• Switch level simulation model COSMOS prepro­
cesses switch level circuit and generates Boolean 
formulas (AND-OR-NOT)
• Memory of parallel machine treated as two-dimensiona 
array, each entry holds a 2-input Boolean AND/OR 
operator
• Rank order all gates in k levels
Processor
Compilation of Boolean Model on SIMD Machine
V
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FORALL processors in PARALLEL DO 
Load inputs of Boolean model into input 
slots of processors;
FOR each rank 0 to R step 1 DO 
Select processors (AND nodes)
Evaluate AND nodes;
Select processors (OR nodes)
Evaluate OR nodes;
Communicate (node values to two fanout processors) 
END FOR 
END FORALL
UNTIL(st.able state has been reached per step)
UNTIL (end of simulation time)
End Procedure
Implemented on Connection Machine CM-2, av­
erage number of Boolean operations executed in 
parallel per rank was 3000
Resultant speedup over VAX 8800 was 2
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Parallel Event Simulation Synchronous
• Uniprocessor algorithm performs loop (1) Update 
all scheduled nodes (2) Evaluate all elements con­
nected to the changed nodes (3) Schedule all out­
put nodes that change
• In parallel algorithm, single shared queue of events 
creates too much contention
• Have distributed event queues, one per processor 
(N queues)
• When node update is scheduled, scheduling pro­
cessor picks another processor in round-robin man­
ner and puts node on queue of that processor
• During node update, each processor updates all 
nodes in own queue (large computation grain)
• For load balancing, when processor queue empty, 
processor looks at other queues for more work
• Similar strategy for element evaluation, place on 
N queues
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Shared MIM D Synch Event Sim
Procedure SM- PAR A LLEL-E VENT- LOGIC-SIM- CIRCUIT-SYNCH,
Read circuit description;
Partition circuit among processors;
Create N queues for scheduling events for N processors;
FOR each each input vector to be simulated DO 
FORALL processors in PARALLEL DO
Process new inputs among nodes in each processor;
Update input nodes;
Schedule connected elements on queue 
of appropriate processor;
WHILE (elements left for evaluation on own queue) DO 
Evaluate element;
IF ( change on output ) THEN 
Update all fanout nodes;




Barrier synchronize (time step);
END FOR
End P rocedure
• Implemented on Encore shared memory multi­
processor
• Speedups of 4.5-6 on 8 processors reported
• Not much parallelism per time step
ITS"
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Parallel Event Asynch-Conservative
• Based on conservative methods of general Par­
allel Discrete Event Simulation (Chandy-Misra- 
Bryant algorithm)
• Construct a set of logical processes L P —1, LP<i, LPn 
to represent partitions of gates
• All interactions between physical processes (gates) 
modeled as timestamped messages
• Conservative methods avoid possiblity of causal­
ity error by waiting to see if it is safe to process 
event
• Contrast to optimistic methods which allow for 
causality errors, but detect and recover from them 
using rollback methods
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Asynchronous Event Conservative
• Statically specify links indicating which processes 
can communicate
• Sequence of timestamps on messages on links guar­
anteed to be nondecreasing
• Hence, timestamp of last message received on in­
coming link is lower bound on timestamp of sub­
sequent message
• Each link clock equals either timestamp of mes­
sage at front of link if queue has a message or 
timestamp of last message received on that link
• The process repeatedly selects the link with the 
smallest clock and if there is a message in it, pro­
cesses it.
• If the selected queue is empty, the process blocks.
• If a cycle of empty queues arises that has suffi­
ciently small clock values, each process in that 
cycle might block, and the simulation deadlocks.
Deadlocks in Simulation
• Null messages are used to avoid deadlock situa­
tions.
• Null messages are used for synchronization pur­
poses only and do not correspond to any activity 
in the physical system.
• Whenever a process finishes processing an event 
it sends a null message Tnuu along each of its out­
put ports indicating lower bounds on the times­
tamps of next outgoing messages.
• One way to determine timestamp of null messages 
is to determine the clock values of each incoming 
link coupled with the minimum timestamp incre­
ment for any message passing through the logical 
process.
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Shared MIMD Asynch Conservative
Procedure SM-PARALLEL-EVENT-LOGIC-CIRCUIT-ASYNCH-CON;
Perform Initialization;
FOR all time steps DO
FOR all generator and constant nodes DO 
Evaluate generator and constant nodes;
END FOR 
END FOR
FORALL processors in PARALLEL DO 
WHILE (element needs evaluation) DO
Atomically remove an element from own queue;
Evaluate new output behavior inputs as far as possible;
FOR all inputs DO
Search for minimum time of the first event of inputs;
Call this the current-time.
END FOR
FOR all events queued on input node DO 
FOR all input nodes DO
Search for minimum time we know the behavior for all 
input nodes. Call this min-valid.
END FOR 
END FOR
Set up the initial inputs, outputs and state 
corresponding to the current-time;
FOR each event on the input nodes that occurs 
before min-valid DO
Evaluate the element with the current inputs and state;
Add any new output values onto the behavior 
description of the output nodes;
Activate the elements in the fan-out of the 
updated nodes;
Get the next event on the input nodes;
Update the valid times for the output nodes.
122 Banerjee
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Implemented on Encore Multimax multiproces­
sor, speedups of 5.5-7.5 on 8 processors
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Parallel Asynch Event Optimistic
• Optimistic methods detect and recover from causal­
ity errors using rollback mechanisms
• Jefferson’s Time Warp mechanism based on Vir­
tual Time
• Causality error is detected when event message 
with smaller timestamp than process clock is re­
ceived
• Recovery is accomplished by undoing the effects 
of all events that have been processed prema­
turely
• Rolling back the state can be achieved by period­
ically saving the process’ state, and restoring the 
state vector on rollback.
• Rollback from a previously sent message can be 
achieved by sending a negative or antimessage 
that annihilates the original message.
• If a process receives an antimessage, that process 
must recursively rollback to undo the effect of 
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Dist. MIMD Asynch Optimistic
Procedure D M - P A R A L L E L - E V E N T - L O G I C - C I R C U I T - A S Y N C - O P T ;
Read circuit description;
Partition circuit among processors;
Create one separate timing wheel (queue) per processor;
Set global virtual time GVT =  0;
Set Local Virtual Time (LVT) =  0 for all processors;
FORALL processors in PARALLE1 DO 
WHILE (events needs evaluation) DO 
Pick next event for evaluation;
Evaluate gate corresponding to event;
IF (change on output) THEN 
Update all fanout nodes;
Send cancellation events to other processors;
IF cancellation messages received from 
other processors THEN 
Rollback simulation to last checkpointed state;
Redo simulation for all time steps from 
checkpoint to final step for element;
Schedule affected gates on queues;
Checkpoint simulation state;
IF (LVT - GVT) < window THEN 
Increment LVT;
ELSE Wait; do not increment LVT;
END WHILE
Set GVT =  Minimum(all LVTs of all processors);
Reclaim storage for all states less than GVT;
END FORALL
End Procedure
► Implemented on BBN GP 1000 multiprocessor, 
speedups of 11 on 32 processors
Summary
• Parallel processing for simulation most important 
CAD task
• We have reviewed several parallel algorithms for 
circuit simulation
• Waveform relaxation method looks most promis­
ing for parallel processing for most MOS circuits
• Direct methods are good for circuits with stiff 
coupling
• Perhaps a combined approach to exploit different 
levels of parallelism, e.g. combining direct meth­
ods for clusters of processors on large subcircuits, 
along with waveform relaxation across clusters
• We have also reviewed different parallel approaches 
for logic simulation
• Some combination of conservative and optimistic 
methods in asynchronous simulation is needed
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SESSION  4
PARALLEL ALG O R ITH M S IN
LOGIC SYNTHESIS,
VER IFICATIO N  A N D  TEST
128 Banerjee
Outline
Parallel algorithms in logic synthesis 
Parallel algorithms in logic verification 
Parallel algorithms in test generation 
Parallel algorithms in fault simulation
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Logic Synthesis Problem
• The logic synthesis area is usually divided into 
two-level synthesis and multilevel synthesis.
• Given a two-level or multilevel circuit descrip­
tion, synthesize another circuit with minimum 
area (gate count)
• Other objectives such as maximum performance, 
maximum testability also exist
• Two-level logic minimization has been used to 
synthesize programmable logic arrays (PLA) for 
control logic.
• Example two-level synthesis approach: ESPRESSO
• Recently multi-level synthesis has become very 
popular






Parallel Two level Synthesis
— Develop parallel versions of ESPRESSO heuris­
tics, e.g. REDUCE, EXPAND, IRREDUN- 
DANT cover
— Basically, maintain same ordered list of cubes 
as sequential algqrithm
— Processors remove cubes off shared queue and 
apply REDUCE, EXPAND, etc. to them
— Implemented on shared memory multiproces­
sors, speedups of 6 on 8 processors
Parallel Multilevel Synthesis by Partitioning
-  Partition circuit into subcircuits, synthesize 
each partition independently, reconnect
-  Advantage is easy to get large speedups, but 
disadvantage is that synthesis process only per­
forms local optimization
-  Applicable to any synthesis method
• Parallel multilevel synthesis on entire circuit
Much harder to parallelize, need to parallelize 
algorithm, e.g. MIS or tranduction
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Transduction Method of Logic Synthesis
• Consider loop-free multilevel circuits, consisting 
of AND, OR, NAND, NOR and INVERTERS 
and other gates
• Output function of a gate/conn : Collection of 
signal values taken for all possible (2n for ninputs) 
primary input combinations
• Set of permissible functions (SPF) of a gate/conn: 
A set of output functions that a gate/conn is al­
lowed to take
without changing the output function on any pri­
mary output.
-  Maximal SPF (MSPF)
-  Compatible SPF (CSPF)











• Pruning - Removal of redundant connection/gate 
from the network.
• If removal of a gate/connection does not change 
the output function of any PO, then it is redun­
dant
• Any other gate/connection driving that redun­
dant gate/connection only can also be removed.
• If CSPF is used to detect redundancy instead of 
MSPF, all redundant connections can be removed 
simultaneously.
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Transduction Method (Contd)
• Gate Substitution - A gate is substituted by 
another gate
• Network will have one less gate
• Gate G\ can be substituted by gate G<i if and only 
if
output-function (G2) Ç CSPF(Gi)
Gate Gi can be substituted by G2
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Transduction Method (Contd)
• Gate Merging - Two gates are merged into a 
single gate





• Try to form a new gate (AND, OR, NAND, NOR), 
whose input connections are from existing gates
• Output function of new gate must be a subset of 
the intersection of the CSPFs of G\ and G 2
G 1 and G 2 merged to form new AND gate 
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Transduction Method of Logic Synthesis
P rocedure SYNTHES1S-TRANSDUCTION;
Read circuit;
Evaluate output functions from primary inputs to primary outputs; 
Evaluate CSPFs from primary outputs to primary inputs;
WHILE circuit keeps improving DO 
WHILE circuit keeps improving DO 
IF circuit changed THEN
Evaluate output functions and CSPFs;
IF redundant link found THEN 
Perform gate pruning;
END WHILE
WHILE circuit keeps improving DO 
IF circuit changed THEN
Evaluate output functions and CSPFs;
Perform gate substitution transformation;
END WHILE
WHILE circuit keeps improving DO 
IF circuit changed THEN
Evaluate output functions and CSPFs;
Perform gate merging transformation;
END WHILE






• Copy of entire circuit is shared among processors
• Processors cooperate to perform transformations 
in parallel
• Update of circuit is performed under locks
• Shared MIMD parallel versions of each transfor­
mation implemented
• Results on Encore shared memory multiproces­
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Shared M IM D  Parallel Output Function
Levelize circuit
Evaluate all gates at particular level before pro­
ceeding to next level
Processors remove gate from each level from shared 
queue
P rocedu re SM-PARALLEL-TRANSDUCTION-OUTPUT-FUNCTION; 
Partition the circuit into levels from primary inputs 
to primary outputs;
Insert gates of each level into separate queue;
FOR each level L =  1 to maxlevel DO
FOR ALL processors in PAR ALLEL DO 
WHILE there are gates on level L DO 
Pick gate of level L from queue;






Shared M IM D Parallel Gate Substitution
>C Gate D IK  Gate E ! > [  Gate F  | ~ ”  3
Process 1 dequeues gate A from Q1
• In each iteration generate a set of pairs of gates,
such that in each pair, the gate can 
substitute for the corresponding gate, vj.
• Each processor p marks a unique gate, Vjp) by 
scanning circuit from primary outputs to inputs
• The processor will then search the circuit for an­
other gate, uZp, which can substitute for vjp\ this 
search begins with the primary inputs to outputs
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Shared M IM D Parallel Gate Merging Dist. MIM D Parallel Transduct ion
• Every processor p will each mark a unique gate, 
Vi scanning the circuit, starting with the primary 
outputs, for the first gate which has not marked 
by any processor
• Beginning with the primary outputs, the respec­
tive processor will search the partition for another 
gate, Vjp1 such that its CSPF intersects with that 
o f  V i„ -p
• After obtaining the pair (ulp, Vjp),  the processor 
tries to synthesize a third gate, Vkp1 which can 
replace both vlp and Vj
• If this is successful, the processor will then inform 
the other processors working on the same circuit 
to halt.
• Logic network is divided into a set of non-overlapping 
partitions, however, the partitioning is for paral­
lelization purposes only, the transformations and 
the optimizations are performed on the entire 
network
Processor 2 Processor 3
• The processor will perform the gate merging op­
eration.
• On the other hand, if the processor cannot find a 
suitable vJp for the gate vlp) or is unable to syn­
thesize Vkp for both vip and Vjp, it will look for 
another vlp and repeats the searching process
---------------------------------------no----------------------Banerjee------
• Foe each type of transformation, some coarse grained 
objects are created and get load balanced among 
the processors
• Parallel versions of each transformation proposed 
and are simultaneously executed asynchronously
Banerjee
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Dist. M IM D Function Evaluation Coherence Mechanism
• Evaluation of output functions proceeds from the 
primary inputs to outputs
• The output function of a gate can be evaluated if 
“valid” output functions of its fanins are available
• If the other partition that needs the output func­
tion is in different processor, the BDD is sent to 
other processor through work managers
• Since processes perform different optimizations 
simultaneously on the network, the output func­
tions and the CSPFs keep changing hence coher­
ence needs to be maintained
• Keep a tag with each BDD, called the version
• With each gate and connection, we keep the cur­
rent version number of the output function and 
the CSPF. A BDD is “valid” , if its version num­
ber is current.
• The version numbers are used to prevent any 
“illegal” transformation done using an “invalid” 
BDD
• Initially, the versions of output functions and the 
CSPF are set to 1 .
• If due to any transformation, the output func­
tion or CSPF of a gate or connection becomes 
“invalid” , the corresponding version number at­
tached to it is incremented by 1 .
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MTTVm Parallel Gate Substitution
• For each partition pair, create a gate substitution 
object
• After the substitution is performed, the output 
functions of all the successors of the substituted 
gate will be invalid as well as the CSPFs of the 
predecessors of the substitute gate.
Dist. M IM D Parallel Gate Substitution
P roced u re  DM-PARALLEL-TRANSDVCTION-GATESUB) ;
Partition circuit into subcircuits;
FOR each subcircuit i DO 
FOR each subcircuit j DO
Create a gate substition object (i,j);
Assign gate subsitution object(i,j) to a processor;
END FOR 
END FOR
FORALL processors in PARALLEL DO
WHILE there are gate_sub-objects(i,j) on processor DO
(1) /*  When gate_sub-object (i, j) is awakened * /
Collect CSPFs of all gates in partition i 
Collect OutFunct of all gates in partition j
IF any CSPF or OutFunct is not available 
THEN request work manager to get it 
Perform pairwise comparison of available CSPFs and OutFunct 
IF possible gate substitution found
THEN ask master processor for permission 
Ask partition i to inform if any CSPF changes in partition i 
Ask partition j to inform if any OutFunct changes in partition j
(2) /*  When gate_sub_object(i,j) receives a new CSPF * /
Compare this CSPF with all available OutFunct of partition j 
IF possible gate substitution found
THEN ask master processor for permission
(3) /*  When gate-sub_object(i,j) receives a new output function * / 
Compare this OutFunct with all available CSPFs of partition i 
IF possible gate substitution found
THEN ask master processor for permission 
End P rocedu re
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Dist. M IM D Parallel Gate Merge
• Create a gate merge object for each pair of par- 
tition objects
• If gate merging possible for a pair of gates, create 
four gate synthesis objects for AND. OR, NAND, 
NOR
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Dist. M IM D Transduction
• In the transduction method, the user specifies the 
order in which different transformations are to be 
applied at the beginning and the transformations 
are applied strictly in that order, one after the 
other
• In parallel implementation, all transformation ob­
jects are simulatenously created, and they asyn­
chronously transform the circuit
• Implemented on Intel iPSC/860 hypercube and 
network of workstations, speedups of 7 on 8 pro­
cessors reported
;i|f| : Gale Sub iH Ü  : Gen Gate Sub H i  : Gate Inp Red H I  •' ( *alc Merge 
Transduction Algorithm
1 "■1 ■— »■ Time Axis
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Logic Verification Problem Logic Verification by Tautology
• Logic verification tools compare the logic design 
of integrated circuits at different levels to make 
sure that, in the synthesis process, no logic errors 
have been introduced.
• Verification by justification
• Verification by cube comparison
• Verification by exhaustive simulation
• Verification by cover generation and simulation
• Verification by implicit enumeration
• Verification by tautology checking
• Given functions H and G that need to be com­
pared, and the don’t care function D, the logic 
verification problem is
F (y ) =  D (v) +  G (v).H (v) -f G (v).H (v) =  1
• Shannon’s expansion is used to express the func­
tion in terms of the cofactors.
F  — xj.FXj +  xj.Fxj
Let F be the following:
F = x ! + x2 + x3 + 3^  x2 x3
F = 1
F~ E X2 + ^  + *2 *3 -*1
F_ _ = x + xXi x2 3 3
F — = 1  F — — «* x„ ♦ x_ = 1 (special cases) xx x2 ~ x3 x2 3 3
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Shared M IM D Parallel Tautology
P roced u re  TA UTOLOGY(F,i,N,parent)] 
i ; current level of recursion 
N : number of processors
r <- SPECIAL-CASES(F);
IF (r ^  -1) THEN RETURN(r); 
j SELECT-SPLIT(F);
F Xj COFACTOR(F, x j ) ;
F ,¡j COFACTOR(F, x j ) ;
IF  (i  <  ( log2(N ) -  1) THEN / *  Start new process * /
Start a new process on another processor;
Send Fxj to the new processor
Call p l_ V  SIMULATE(F, xj) on new processor
Call T A U T O L O G Y 1 ,N,newparent)
F Xj SIMULATE(F, X j)
IF '(TAUTOLOGY^*. ),i+ l,N ,parent) =  0) THEN 
IF (il ^  i) RETURN(O);
Send a 0 back to the parent process 
ENDIF
Wait for the child process to send an answer back 
IF (il ^  i) RETURN (answer);
Send the answer back to parent process 
ELSE /*  Perform serial tautology */
F Xj *- SIMULATED, x j) ;  
j?_L ^  SIMULATE(F, xj)
IF (T A U T O L O G Y ^ ,) =  0) THEN RETURN(O);
IF (TAUTOLOGY(F^j) =  0) THEN RETURN(O); 
ENDIF 
RETURN(l);




• Given a logic circuit, generate test vectors to de­
tect all faults in circuit, e.g. single stuck-at faults 
at all lines
• Both pseudo-random and deterministic ATPG al­
gorithms exist
• One popular ATPG algorithm is PODEM
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Parallel Test. Generation
• Fault Decomposition
-  Fault set is divided equally among n proces­
sors; each processor can now generate tests for 
its own fault set independently
-  Method increases test length in integrated test 
generation /  fault simulation environment
-  While test generated for one fault, same fault 
might be detected by a different test for an­
other fault
• Heuristic decomposition
-  All ATPG algorithms use a variety of heiristics
-  Let each processor follow different heuristic
-  Disadvantage: Not many different heuristics 
exist, also might be searching same space
• AND-parallel Functional Decomposition
-  View ATPG as a series of subtasks, run each 
on different processor, e.g. justification and 
propagation
-  Disadvantage: conflicts among variable bind­
ings
Parallel Test Generation (Contd)
OR-parallel Functional Decomposition
-  Split search space disjointly among processors 
by evaluating several choice points (stack) in 
parallel
-  Get best possible speedup 
Circuit partitioned Decomposition
-  Partition circuit among processors
-  Processors perform justification and propaga­
tion within subcircuit boundaries, and coop­
erate among themselves
-  Variable binding conflicts
-  Not possible to extract good speedups
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Fault-Parallel Test Generation
• Partition fault list using heuristics, allocate each 
set to one processor
• Consider compatibility of faults, if a vector exists 
to get both faults
• Assume it takes 10 time units to generate a test 
and R  time units for fault simulation
• Total time for TG /F S on uniprocessor is (10 +  5 
+  10 -f 3 +  10 =  38) time units and test length 
is 3
• For 2 processors, fault partitions / i , / 2,/6 and / 3, / 4, /5, 
the overall completion time is 30, and test length
is 4.
• For 2 processors with fault partitions and
fzifzifb (compatible faults) completion time is 22, 
and test length is 3
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Dist. M IM D Fault Parallel ATPG
Procedure DM-PARALLEL-ATPG-FA ULT;
Partition fault lists statically among processors;
FORALL processors in PARALLEL DO 
REPEAT
WHILE processor’s own fault list not empty DO 
Select a fault / ,  from own fault list;
Perform ATPG to determine test for fault /,;
U =  PODEM-COMBINATIONAL-ATPG(/,); 
Fault simulate on Own fault list for test t,;
Remove detected faults from own fault list;
Check Messages from other processors for load balance; 
END WHILE
IF processor fault list empty THEN 
Get work from other processors 
Query other processors for fault list 
Receive half fault list of most loaded processor 
UNTIL all faults detected or aborted 
END FORALL
End Procedure
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OR-Parallel Search in ATPG Dist. M IM D OR-Parallel ATP G
• PODEM views test generation as a search prob­
lem in input vector space (search for a solution 
where multiple solutions exist)
• Parallel search can find a solution faster
• Splitting search spaces in PODEM among pro­
cessors
• Implementation on Intel iPSC hypercube
• Search space splitting implemented by single node 
scheduler
• Scheduling can be made distributed by having 
each processor act as a scheduler looking for work 
when own search space exhausted
• Speedups of 12-14 on 16 processors reported
• Sometimes superlinear speedups of 28 also re­
ported for a few circuits due to search anomalies
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Read circuit and list of faults;
Select a fault;
FORALL processors in PARALLEL DO 
WHILE test not found DO
Check messages from scheduler;
IF a TESTFOUND, NOTEST or ABORT message received THEN 
Terminate search;
Execute one iteration of PODEM search loop;
IF a test is generated for the given fault THEN 
Report test;
Send TESTFOUND messages to scheduler;
Terminate search;
IF backtrack limit is exceeded THEN 
Terminate search;
IF local search space is exhausted THEN 
Send a WRK-REQ message to scheduler 
Receive portion of search space from scheduler 
IF all search spaces exhausted and no test found 
THEN Send NOTEST messages;
IF a WRK-REQ message is received from scheduler 




• Given circuit, list of faults, and set of input vec­
tors
• Objective is to find fraction of total faults (also 
referred to as fault coverage ) which are detected
• Each row below corresponds to a machine (good 
or with a single fault) run for all input vectors
• Each column corresponds to the runs of all ma­
chines for a particular test vector
• If the result of a row (fault) differs from good 
row, that fault is detected
V1 Xi v„
G ood C l G j G n
Fault 1 F 1,1 F l j - F l.n
Fault 2 F 2,1 ~ F 2 j F2.n
~
Fault i Fi 1 ~ F i . i F i.n
Fault m F m .1 Fm. j F m ,n
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Parallel Fault Simulation
• Fault Decomposition
— Partition faults across processors, each proces­
sor performs fault simulation on entire input 
vector set for own faults
— Can obtain linear speedups, applicable to com­
binational and sequential circuits
— Problem is that for each partition, one has to 
perform good machine simulation
— Depending on partitioning of faults, fault ac­
tivity may not be uniform, result in load im­
balance
• Input Pattern Decomposition
— Partition input patterns into different sets, each 
processor performs fault simulation an all the 
faults for subset of inputs
— Possible to obtain linear speedups, but fault 
dropping cannot be handled easily
— Applicable to only combinational circuits, since 
state of sequential circuit depends on vector 
sequences
Parallel Fault Simulation (Contd)
• Circuit Decomposition
-  Partition circuit into subcircuits, assign each 
subcircuit to a processor, perform simulation 
passes like logic simulation
-  Speedup depends on partitioning, lots of mes­
sages and synchonization
• Pipeline Decomposition
-  A special case of circuit partitioning, where all 
gates of a level assigned to a processor, and 
simulation is pipelined
-  Can have load imbalances, with some levels 
having many gates, others having few
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Fault, Parallel Fault Simulation
• First approach: statically partition faults using 
some heuristics among processors
• Each processor performs fault simulation for en­
tire circuit and all input vectors on own set of 
faults
• Second approach: for good load balance, proces­
sors get sets of faults from scheduler, and perform 
fault simulation on that set
• Second approach performs good machine simu­
lation as many times as sets of faults received - 
redundant work
• Implementation on network of workstations showed 
speedups of 5 on 6 processors
• Can be easily implemented on shared memory 
MIMD multiprocessors
Banerjee
Dist. M IM D Fault Parallel FS
Procedure DM-PARALLEL-FAULTSIM-FA ULT;
Read circuit description;
Read list of faults;
Partition fault list;
Read input patterns;
Create 1 Client and P-1 Server processes;
IF (Client (master) process) THEN 
Initializes server processors;
Broadcast circuit copy to all servers;
FORALL processors in PARALLEL DO
WHILE there are simulations to perform DO 
IF (Server (slave) process) THEN
Sends fault simulation results to the client 
Requests client for a new partition of faults 
IF (Client process) THEN
Receive fault simulation results from servers; 
Send a new partition of faults to server process 
IF Server process THEN
Repartitions the circuit for the 
partition number it received 
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Input Parallel Fault Simulation
• Partition input vector set
• Each processor performs fault simulation on en­
tire list of faults on entire circuit on own input
set
• Method applicable to combinational circuits only
• Implemented on IBM RP3 shared memory MIMD 
multiprocessor, speedups of 3.9 on 4 processors 
obtained
• Implemented on distributed MIMD network of 
workstations, speedups of 9 on 10 processors mea­
sured
• Novelty in this parallel algorithm is in fault drop­
ping
• Each processor takes a set of input vectors and 
performs fault simulation on entire circuit
• Size of sets of input vectors simulated per pass de­
pendent on latency of communication, i.e. how 








Read list of faults;
FORALL processors in PARALLEL DO
WHILE there are input vectors left to simulate DO 
Receive next group of input vectors;
Initialize primary inputs with the test vectors;
Perform fault-free simulation;
Perform fault simulation;
Place detected faults in an output queue for distribution 
to other processors;
Check input queue for faults detected externally;




Report fault coverage and undetected faults;
End Procedure
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SIM P Parallel Fault Simulation
Map each gate, primary input and primary out­
put to a processor of an SIMD machine called 
gate-PE
Map each connection betwen gates on a processor 
called link-PE
Circuit is rank ordered by levels of gates from 
primary inputs to outputs
Perform fault-free simulation for N input patterns 
at a time
Inject a fault into the network and perform fault 
simulation for N input patterns
Check if fault detected by input patterns
Implemented on Connection Machine CM-2
Experimental results reported 330,000 gate evalu­




SIM P Parallel Fault Simulation
Procedure SIMD-PARALLEL-FA ULTSIM;
Map each gate, primary input/output to gate-PE;
Map each connection to link-PE;
Perform Preprocessing such as rank ordering;
FORALL processors in PARALLEL DO
WHILE input vectors remaining AND undetected faults 
Load next group of N input vectors;
Initialize primary inputs with the test vectors;
(Patterns stored as vector of N bits)
Perform fault-free simulation for N input patterns;
FOR level =  1 to maxJevel DO
Select ALL link-PEs at current level;
Link PEs read logic values from source gate-PEs; 
Link PEs send logic values to destination gate-PEs; 
Select gate-PEs at current level;
Gate-PEs combine logic values they receive 
using appropriate reduction operations;
Inject one fault into network;
Perform fault simulation;
FOR level =  1 to maxJevel DO
Select ALL link-PEs at current level;
Link PEs read logic values from source gate-PEs; 
Link PEs send lgic values to destination gate-PEs; 
Select gate-PEs at current level;
Gate-PEs combine logic values they receive 
using appropriate reduction operations; 
Increment current level and repeat above steps;
ENDFOR
Compare outputs of fault-free and faulty networks;
ENDWHILE 
END FORALL
Report fault coverage and undetected faults;
End Procedure
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Summary
• We have reviewed parallel algorithms for logic 
synthesis, verification, test generation and fault 
simulation
• Each of these applications require lot of compu­
tational resources and can benefit from parallel 
processing
• For logic synthesis, need to combine circuit parti­
tioning with algorithmic parallelization to handle 
really large circuits
• For test generation, OR-parallel techniques are 
most efficient, has been extended to sequential 
circuits
• For fault simulation, fault parallel is the most 
general since input parallel can only handle com­
binational circuits
Banerjee
Future of Parallel CAD
• VLSI circuits of the future will require more pow­
erful CAD tools
• Parallel processing becoming reality - multipro­
cessor workstations
• Parallel CAD is becoming popular - Mentor has 
products called CHECKMATE and PARADE
• Recent research on parallel CAD applications have 
been reported for a wide variety of applications
• A book on the subject is appearing in December 
1993
P. Banerjee, ’’ Parallel Algorithms for VLSI 
C A D ” , Prentice-Hall, Inc., 1994, pp. 615.
• Two problems facing parallel CAD
— Parallel algorithms are often tuned to parallel 
architecture
— Parallel algorithms take long time to develop 
and get outperformed by sequential algorithms
Banerjee
------- Parallel CAD Tutorial-------------- ------------
ProperCAD view of Future
• ProperCAD project at Illinois: (Portable object- 
oriented parallel environment for C A D ) tries to 
address both these goals.
• Develop parallel algorithms portable across ma­
chines
• Develop parallel algorithms around good sequen­
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